

## CLAIMS

### **WHAT IS CLAIMED:**

- 1        1. A built-in self-test controller, comprising:  
2            a first frequency domain in which logic built-in self-test operations are performed;  
3            a second frequency domain in which memory built-in self-test operations are  
4            performed; and  
5            a third frequency domain in which a test interface operates.
  
- 1        2. The built-in self-test controller of claim 1, wherein a clock signal for the first  
2            frequency domain is derived from a clock frequency for the third frequency domain.
  
- 1        3. The built-in self-test controller of claim 2, wherein a clock signal for the  
2            second frequency domain is derived from the clock signal for the first frequency domain.
  
- 1        4. The built-in self-test controller of claim 1, wherein:  
2            the first frequency domain operates at a 150 MHz frequency;  
3            the second frequency domain operates at a 75 MHz frequency; and  
4            the third frequency domain operates at a 10 MHz frequency.
  
- 1        5. The built-in self-test controller of claim 1, wherein the first frequency domain  
2            generates at least one of:  
3            a plurality of level sensitive scan device clock signals; and  
4            a plurality of step clock signals.
  
- 1        6. The built-in self-test controller of claim 1, wherein the first frequency domain  
2            generates a plurality of step clock signals.
  
- 1        7. The built-in self-test controller of claim 1, wherein the first frequency domain,  
2            includes:  
3            a logic built-in self-test engine capable of executing a logic built-in self-test and  
4            storing the results thereof; and  
5            a multiple input signature register capable of storing the results of an executed logic  
6            built-in self-test.

1       8.     The built-in self-test controller of claim 7, wherein the logic built-in self-test  
2     engine comprises:

3            a logic built-in self-test state machine; and  
4            a pattern generator.

1       9.     The built-in self-test controller of claim 1, wherein the second frequency  
2     domain includes a memory built-in self-test engine capable of executing a memory built-in  
3     self-test.

1       10.    The built-in self-test controller of claim 9, wherein the second frequency  
2     domain further comprises a memory built-in self-test signature register capable of storing the  
3     results of the memory built-in self-test.

1       11.    The built-in self-test controller of claim 9, wherein the memory built-in self-  
2     test engine comprises:

3            a memory built-in self-test state machine; and  
4            a nested memory built-in self-test engine operating the memory built-in self-test state  
5            machine.

1       12.    The built-in self-test controller of claim 9, wherein the memory built-in self-  
2     test engine comprises:

3            a plurality of alternative memory built-in self-test state machines; and  
4            a nested memory built-in self-test engine operating a predetermined one of the  
5            memory built-in self-test state machines.

1       13.    An integrated circuit device, comprising:

2            a plurality of memory components;

3            a logic core;

4            a testing interface; and

5            a built-in self-test controller, including:

6                a first frequency domain in which logic built-in self-test operations are  
7                performed;

8                a second frequency domain in which memory built-in self-test operations are  
9                performed; and

10               a third frequency domain in which a test interface operates.

1           14. The built-in self-test controller of claim 13, wherein a clock signal for the first  
2 frequency domain is derived from a clock frequency for the third frequency domain.

1           15. The built-in self-test controller of claim 13, wherein:  
2           the first frequency domain operates at a 150 MHz frequency;  
3           the second frequency domain operates at a 75 MHz frequency; and  
4           the third frequency domain operates at a 10 MHz frequency.

1           16. The built-in self-test controller of claim 13, wherein the first frequency  
2 domain generates a plurality of level sensitive scan device clock signals.

1           17. The built-in self-test controller of claim 13, wherein the first frequency  
2 domain generates a plurality of step clock signals.

1           18. The built-in self-test controller of claim 13, wherein the first frequency  
2 domain, includes:

3           a logic built-in self-test engine capable of executing a logic built-in self-test and  
4           storing the results thereof; and  
5           a multiple input signature register capable of storing the results of an executed logic  
6           built-in self-test.

1           19. The built-in self-test controller of claim 13, wherein the second frequency  
2 domain includes a memory built-in self-test engine capable of executing a memory built-in  
3 self-test.

1           20. The integrated circuit device of claim 13, wherein the memory components  
2 include a static random access memory device.

1           21. The integrated circuit device of claim 13, wherein testing interface comprises  
2 a Joint Test Action Group tap controller.

1           22. A method for use in performing a built-in self-test, the method comprising:  
2           receiving an external clock signal in a testing interface, the external clock signal  
3           defining a first frequency domain;  
4           generating a first internal clock signal, the first internal clock signal defining a second  
5           frequency domain in which a logic built-in self-test may be performed; and

6 generating a second internal clock signal, the second internal clock signal defining a  
7 third frequency domain in which memory built-in self-test may be performed.

1 23. The method of claim 22, wherein generating the first internal clock signal  
2 includes generating the first internal clock signal from the external clock signal.

1 24. The method of claim 23, wherein generating the second internal clock signal  
2 includes generating the second internal clock signal from the first internal clock signal.

1 25. The method of claim 22, wherein the external clock signal has a frequency of  
2 75 MHz, the first internal clock signal has a frequency of 150 MHz, and the second internal  
3 clock signal has a frequency of 75 MHz.

26. The method of claim 22, further comprising at least one of:  
generating a plurality of level sensitive scan device clock signals in the second  
frequency domain; and  
generating a plurality of step clock signals.

27. The method of claim 22, further comprising:  
performing a logic built-in self-test from the second frequency domain; and  
storing the results of the executed logic built-in self-test.

28. The method of claim 27, wherein storing the results of the executed logic  
built-in self-test includes storing the results in a multiple input signature register.

1 29. The method of claim 22, further comprising performing a memory built-in  
2 self-test from the third frequency domain.

1 30. The method of claim 29, wherein the memory built-in self-test includes:  
2 resetting a memory built-in self-test engine;  
3 initiating a plurality of components and signals in the third frequency domain upon  
4 receipt of at least one of a memory built-in self-test run signal and a memory  
5 built-in self-test select signal;  
6 flushing the contents of a plurality of memory components to a known state after  
7 initialization of the components and the signals; and  
8 testing the flushed memory components.

1       31. A method for testing an integrated circuit device, the method comprising:  
2           interfacing the integrated circuit device with a tester;  
3           performing a built-in self-test, including:

4               receiving an external clock signal in a testing interface from the tester, the  
5                external clock signal defining a first frequency domain;  
6               generating a first internal clock signal, the first internal clock signal defining a  
7                second frequency domain in which a logic built-in self-test may be  
8                performed; and  
9               generating a second internal clock signal, the second internal clock signal  
10              defining a third frequency domain in which memory built-in self-test  
11              may be performed; and  
12              obtaining the results of the built-in self-test.

13       32. The method of claim 31, wherein generating the first internal clock signal  
14           includes generating the first internal clock signal from the external clock signal.

15       33. The method of claim 31, wherein the external clock signal has a frequency of  
16           75 MHz, the first internal clock signal has a frequency of 150 MHz, and the second internal  
17           clock signal has a frequency of 75 MHz.

18       34. The method of claim 31, wherein performing the built-in self-test includes  
19           performing a logic built-in self-test.

20       35. The method of claim 31, further comprising:  
21           performing a logic built-in self-test from the second frequency domain; and  
22           storing the results of the executed logic built-in self-test.